

Date: 13/08/2019

Father of Electrical Engineering

→ William Gilbert

Vacuum 1905

PN JA Diode 1939

Invented by. shoe maker

Transistor 1947

Russell

J Bardeen, W H Brattain and W Shockley


1956 Noble Prize
→ 1972

Famous Scientist in Electronics


Vacuum Tube

Triode

Two + electrode



Transistor (Transfer + Resistor) ← John R. Pierce




TRANSISTOR

Date: 17/09/19

The word derived from transfer + Resistor
It is a 3 terminal 3 layer device.

↓ (NPN, PNP)
Emitter, Base, Collector.



For formation of transistor, any one of semiconductor is sandwiched between other type of semiconductor.

for example: An N-type can be sandwiched between two P-type semiconductors that will be form a PNP similarly, one P-type can be sandwiched between two N-type semiconductors to form a N-P-N transistor.

There are two junctions of a different types of semiconductors this is called junction transistor. It is called bipolar because the conduction takes place due to electrons as well as holes.




BJT:

BJT is the Basic model of transistor. Consisting of two PN junction, which is able to amplify a signal or works as a switch. @

Transistor Action:

Transistor of both types (PNP & NPN) behave exactly same way, except change in majority carriers.

- * In PNP transistor the conduction takes place by holes.
- * In NPN transistor the conduction takes place by electrons.



Region of Operation:


JE	BC	Operating region	Application
FB	RB	Active Region	Amplifier
FB	FB	Saturation Region	"ON" switch
RB	RB	Cutoff Region	"OFF" switch
RB	FB	Inverting mode	rarely used.

→ It is a Current control device.

→ However, NPN transistor are preferred due to a better high frequency response.


→ NPN transistor is better, as it response high frequency response.

Working of transistor:



$I_E = FB$
 $I_C = RB$

Active




V_{BE} (not V_{EB}) :→ Because higher potential is connected to emitter side.

Breakdown does not happen in transistor.

$$V_b \text{ at } J/N \text{ } JE \Rightarrow V_b = V_{BE} - V_b$$

V_b is the barrier potential. $V_b \text{ at } J/N \text{ } J_1 = V_{BE} - V_b$


$$V_b \text{ at } J/N \text{ } J_2 = V_{CB} + V_b$$



$$J_E = FB$$

$$J_C = RB$$


Date: 20/09/2019



$$I_E = \alpha I_C + I_{E0}$$

Here, In NPN transistor, two junctions J_1 and J_2 and Base is common to both the the Emitter and Collector.

The J_1 is FB and J_2 is RB. J_1 of N terminal is connected to the -ve terminal of the battery and hence the majority charge carriers of the N type electrons, and repels and moves towards the p-region and some of the electrons and combine with some holes and after breaking potential they moves towards N region. because J_2 N region is connected to the terminal which attracts the electrons. Here p-terminal is



$$I_E = I_B + I_C$$

$$I_E = I_C + I_{CO}$$

con.




Configuration of transistors:

The transistor is a three terminal device and they are emitter, base and collector.

because of this there are 3 configurations. They are

- ① Common base (CB) (Base is common for both i/p & o/p)
- ② Common Emitter (CE) (Emitter is common ")
- ③ Common Collector (CC) (Collector ")

Common Base:



Active mode Operation:

$J_1 = \text{LB}$

$$J_2 = RB$$

Diode \Rightarrow Single - VI characteristics

Transistor \rightarrow Two port - I/p & O/p

Assume,

$$V_{BE} = V_{EE}$$

$$V_{CB} = V_{EE}$$

Applying KCL,

$$I_E = I_C + I_B$$

$$\alpha I_E = I_C + I_{CBO}$$

$$\alpha I_E = I_C - I_{CBO}$$

$$I_C = \alpha I_E + I_{CBO}$$


$$I_E \gg I_{CBO}$$


$$I_C = \alpha I_E$$

$$\alpha = \frac{I_C}{I_E} = \frac{\text{O/p amt}}{\text{I/p amt}}$$

α = Common base current gain.

$$\alpha = 0.95 \text{ to } 0.98 \%$$






$$W_b = W_{eff} + W$$

$$W_{eff} = W_b - W$$

$$V_{CB} \uparrow \Rightarrow W \uparrow \Rightarrow W_{eff} \downarrow \quad (I_E \uparrow)$$


Date: 21/09/19

Input and Output Characteristics of CB configuration



Input characteristics

$I_{E/P}$ $V_{E/P}$ \rightarrow different values of $V_{CB(0/p)}$
 \downarrow \downarrow \downarrow
 I_E V_{BE} V_{CB}



$$I_C = \alpha I_E$$


$$\omega_B = \frac{1}{\beta} = \frac{\beta}{\beta + 1} = \frac{\alpha}{1 - \alpha} = 100 \text{ (approx)}$$

Output characteristics


$I_{C/P}$ $V_{C/P}$ $I_E (I_{E/P})$
 \downarrow \downarrow \downarrow
 I_C V_{CB} I_E

$$I_C = \alpha I_E$$


(0.95 to 0.98%)



→ Transistor is a Amplifier:
 → of strength weak signal.



Slope, $m = \frac{y_2 - y_1}{x_2 - x_1} = \frac{I_E}{V_{BE}} = \frac{1}{R_i}$



$$R_o = \frac{V_{CE}}{I_E}$$

$$R_i = \frac{V_{BE}}{I_E} = V_i$$

$$I_E \uparrow = I_c$$

$$V_i = I_c R_o$$

$$V_o = I_E R_i$$

$$I_E = \frac{V_o}{R_i} = \frac{20 \text{ mV}}{20 \Omega} = 1 \text{ mA}$$

$$I_c \approx I_E$$

$$I_c \approx I_E (0.95 - 0.98)$$

$$\rightarrow I_C \approx 10 \text{ mA}$$

$$V_o = R_{eq} I_C$$


$$V_o = (R_1 + R_2) 10 \text{ mA}$$

$$= (20 + 5) 10 \text{ mA}$$


$$V_o = (25)(10 \text{ mA})$$

Date: 24/09/2019

From the output:



Transistor as Amplifier:



Active region:

$J_1 = f_B = \text{Very low resistance} = \text{Approximately } (10^2 - 10^3) \Omega$

$J_2 = R_B = \text{High Resistance} = (100k\Omega \text{ to } 500k\Omega)$

$$\frac{R_o - R_L}{R_o + R_L} = \frac{100 \times 5}{100 + 5} = \frac{500}{105} = 4.761$$

$$I_E = I_C + I_B^0$$

$$\mathbb{T}_E = \mathbb{T}_C$$

$$\Delta V_{CB} = V_{CB} + V_o$$

$$= V_{CB} + I_C R_L$$

Input Signal

4ve half


-ve half

$$(+V_c ac) + (-V_c dc)$$
$$(-V_{ac}) + (-V_{dc})$$
$$F_S \downarrow I_E \downarrow I_C \downarrow$$

More FB \uparrow \uparrow \uparrow \uparrow \uparrow

$\Delta V_{CB} \approx 1/4$

$$A \vee CB \uparrow \uparrow$$
$$-V_C R_A$$
$$-N_{CB} \uparrow$$



$$+20V - 10V = +10V$$

$$R_i = 20\Omega$$

$$I_c = \frac{V}{R} = \frac{10}{20} = 0.5A$$

$$I_c = 0.5A$$

$$R_o = 100\Omega$$

$$\Delta V_{CB} = V_o + V_{CB}$$

$$R_o = \frac{V_{CB}}{I_c}$$

$$\frac{10}{0.5} = 20$$

$$R_o = 100k\Omega$$

$$\Delta V_{CB} = R_o I_c$$

$$\Delta V_{CB} = 50 + V_{CB}$$

$$I_E = I_C$$

$$I_E = I_C$$

$$\Delta V_{BC} = V_{BC} - I_C R_L$$

$$V_{BC} = V_{BE} + I_C R_L$$

$$\Delta V_{BC} = 30$$

$$\Delta V_{BC} = V_{BC} - I_C R_L$$

$$\downarrow 10 = 20 - 10$$

$$= 5$$

Input Signal

during Input Signal.

+ve half cycle
(+ve ac) + (+ve dc)
$I_B \uparrow, I_E \uparrow, I_C \uparrow$
$\Delta V_{BE} \uparrow$

during -ve half cycle
(-ve ac) + (+ve dc)
$I_B \downarrow, I_E \downarrow, I_C \downarrow$
$\Delta V_{BE} \downarrow$
-ve



Date: 15/10/19

Assignment.

① CE

② CC

③ Clampers

Submitted by

10/10/19

Relationship betn α , β and γ :

α is the amplification factor in Common base configuration.

$$\alpha = \frac{I_c}{I_e} = \frac{O/P \text{ Current}}{I/P \text{ Current}}$$

β is the amplification factor in Common emitter configuration.

$$\beta = \frac{I_c}{I_b}$$

γ is the amplification factor in Common Collector.

$$\gamma = \frac{I_e}{I_b}$$

$$\beta = \frac{\alpha}{1-\alpha}$$

$$\gamma = \beta + 1$$

$$\gamma = \frac{\alpha}{1-\alpha} + 1$$

$$\gamma = \frac{\alpha + 1 - \alpha}{1 - \alpha} = \frac{1}{1 - \alpha}$$


$$\gamma = \frac{1}{1 - \alpha}$$

$$\therefore \gamma = \beta + 1 = \frac{1}{1 - \alpha}$$

Transistor load line analysis: (Operating point & Biasing)

Transistor load line analysis: $\left\{ \begin{array}{l} \text{DC load line analysis} \\ \text{AC load line analysis} \end{array} \right.$

* AC load line analysis:
The Q is defined as the locus of operating point on the Q/P characteristics of transistor. It is the line on which the operating point moves when an ac signal is applied to the transistor.



* DC load line analysis:

V.V.1 The method for finding out I_c (Output Current) values for different values of V_{ce} in absence of ac signal.

Assignment:

Date: 15/10/19

:- CLAMPERS :-

Defⁿ: A clamper is a network constructed of a diode, a resistor, and a capacitor that shifts a waveform to a different dc level without changing the appearance of the applied signal.

It is also called dc restorer or level shifter.

Types of Clamper

- (i) Positive Clamper
- (ii) Negative Clamper

Positive Clamper: When the circuit pushes or clamps the signal on the positive side.

Negative clamper: When the signal pushes or clamps the signal on the negative side.






fig. 1

Clamping networks have a capacitor connected directly from input to output with a resistive element in parallel with the output signal. The diode is also in parallel with the output signal but may or may not have a series dc supply as an added element.



Step 1: Start the analysis by examining the response of the positive portion of the input signal that will forward bias the diode.

Step 2: During the period that the diode is in the 'on' state, assume that the capacitor will charge up instantaneously to a voltage level determined by the surrounding network.




Fig. 2: Diode "on" and the capacitor charging to V volts.

For the network of Fig. 1 diode will be forward biased for the positive portion of the applied signal. For the interval of 0 to $T/2$ the network will appear as shown in Fig. 2.

The short-circuit equivalent for the diode will result in $V_o = 0V$ for this time interval as shown in Fig. 4. During the same interval of time, the time constant determined by C & R is very small because the resistor R has been effectively "shorted out" by the conducting diode and only resistance present is the inherent (contact, wire) resistance of the network. The result is that the capacitor will quickly charge to the peak

value of V volts as shown in fig. 2 with polarity indicated.

Step 3: Assume that during the period when the diode is in the "off" state the capacitor holds on to its established voltage level.

Step 4: Throughout the analysis, maintain a continual awareness of the location and defined polarity for V_o to ensure that the proper levels are obtained.




Fig. 3: Determining V_o with the diode "off"

When the input switches to the $-V$ state the network will appear as shown in fig. 3 with the open-circuit equivalent for the diode determined by the applied signal and stored voltage across the capacitor. Both "pressuring" current through the diode from cathode to anode. Now that R is back in network the time constant, determined by the RC product is sufficiently large to establish a discharge period so much greater than period $T/2 \rightarrow T$, and it can be assumed on an approximate basis that capacitor holds onto all its charge and, therefore, ~~voltage~~ voltage V (since $V = Q/C$) during this period.

Since v_o is in parallel with the diode and resistor.

Applying KVL around the input loop in Fig. 3.


$$-V - V - V_o = 0$$

$$\text{and } V_o = -2V$$

The negative sign results from the fact that the polarity of $2V$ is opposite to the polarity defined for V_o . The resulting output waveform appears in Fig. 4 with the input signal.

The output signal is clamped to 0V for the interval 0 to $T/2$ but maintains the same total swing ($2V$) as the input.



Steps: Check that the total swing of the output matches that of the input.




Common Emitter:

It is the most frequently used transistor configuration.


It is called the common-emitter configuration because the emitter is common to both the input and output terminals.



Input characteristics: (Common Emitter)



Output characteristics (Common Emitter):



In common Emitter, when input current I_B is zero then output current I_C is not equal to zero.

Amplification factor or Current gain (for common Emitter)

$$\beta = \frac{I_C}{I_B}$$

$$\Rightarrow I_C = \beta I_B$$

$$\Rightarrow I_C = \beta I_B + I_{CEO}$$

↳ leakage current.

Relation betn α and β :

$$I_E = I_B + I_C$$

$$\Rightarrow \frac{I_E}{I_C} = \frac{I_B}{I_C} + 1$$

$$\Rightarrow \frac{1}{\alpha} = \frac{1}{\beta} + 1$$

$$\Rightarrow \frac{1}{\beta} = \frac{1}{\alpha} - 1$$

$$\Rightarrow \frac{1}{\beta} = \frac{1-\alpha}{\alpha}$$



$$\text{or, } \boxed{\beta = \frac{\alpha}{1-\alpha}}$$

$$\Rightarrow \frac{1}{\alpha} = \frac{1+\beta}{\beta}$$

$$\text{or, } \boxed{\alpha = \frac{\beta}{1+\beta}}$$

Common Collector Configuration:

The common-collector configuration is used primarily for impedance-matching purposes since it has a high input impedance and low output impedance, opposite to that of the common-base and common emitter configurations.



→ The characteristics of common collector is same as common emitter

Common Collector Amplification factor or Current gain

$$\gamma = \frac{I_E}{I_B}$$

$$\Rightarrow \boxed{I_E = \gamma I_B} \quad \gamma \gg 1$$

Relationships betⁿ α , β and γ

$$I_E = I_B + I_C$$
$$= I_B + \beta I_B$$

$$I_E = (\beta + 1) I_B$$

$$\text{or, } \frac{I_E}{I_B} = \beta + 1$$


$$\boxed{\gamma = \beta + 1}$$

$$= \frac{\alpha}{1 - \alpha} + 1$$

$$= \frac{\alpha + 1 - \alpha}{1 - \alpha}$$

$$\gamma = \frac{1}{1 - \alpha}$$

$$\boxed{\gamma = \beta + 1 = \frac{1}{1 - \alpha}}$$




Transistor load line analysis:

✓ DC load line analysis:

The method for finding out I_C (output current) values for different values of V_{CE} in absence of ac signal.

✓ DC load line:

Consider CE configurations NPN transistor amplifier.



Where,

V_{CC} = Supply voltage to the Collector

R_C = Collector Resistance or R_L = Load resistance

V_{CE} = Collector to Emitter voltage

V_{BB} = Supply voltage to Base

I_B = Base Current

V_{BE} = Base to Emitter voltage.

R_B = Base Resistance / Input resistance.

The DC load line gives the value of V_{CE} and I_C when AC signal is off.

✓ AC load line:

When an a.c. signal is applied the transistor voltage V_{CE} and Collector current I_C vary above and below the Quiescent Point Q or operating point. So point Q is common for both DC and AC load line.


The AC load line gives the value of V_{CE} and I_C , when an a.c. signal is applied.

✓ Quiescent Point or Q-Point or Operating point:

Intersecting point of characteristics curve and load line. It is also called the operating point because of the variation in V_{CE} and I_C takes place about this point when a signal is applied.


✓ There are two operating points:

- ① output operating point. ② input operating point.
- apply KVL apply KVL



✓ Output ^{char.} operating point:
 $V_{CC} - I_C R_C - V_{CE} = 0$

(DC load line Analysis)



AC load line Analysis & DC load line Analysis:

* AC load line is steeper than DC load line. But the two lines intersect at the Q-point, determined by the biasing voltage and current.

* AC load line takes into account the AC load resistance while the DC load line considers only DC resistance.

Transistor Biasing:

Def. External DC voltage applied to the transistor, i.e., is called Transistor Biasing.

Problem on Extra class


There are four types of Biasing in BJT-Transistor.

- ① Fixed Bias
- ② Emitter Base
- ③ DC Collector feedback biasing
- ④ Voltage divider Biasing circuit.

Extra class (16/10/19)

① Fixed-Bias Configuration:

* It is the simplest transistor bias



* It is also known as base bias network


* For the dc analysis, ac input removed and ac output capacitor

$f = 0 - 1/2$ Capacitive reactance


$$X_C = \frac{1}{2\pi f C} = \frac{1}{2\pi(0)C} = \infty$$

for DC Analysis:

In addition, the dc supply V_{CC} can be separated into two supplies (for analysis purposes only)



$I_C = ?$
 $V_{CE} = ?$



Applying KVL in loop 1.

$$-V_{CC} + I_B R_B + V_{BE} = 0$$

$$I_B = \frac{1}{\beta} I_E$$

$$I_E = \beta I_B$$

$$I_B R_B = V_{CC} - V_{BE}$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$$I_C = \beta I_B$$

$$I_C = \beta \left(\frac{V_{CC} - V_{BE}}{R_B} \right)$$

$$\begin{matrix} 0.7 \text{ for } S_i \\ 0.3 \text{ for } G_e \end{matrix}$$

Applying KVL to loop 2.


$$-V_{CE} - I_C R_E + V_{CC} = 0$$

$$V_{CE} = V_{CC} - I_C R_E$$

Problem 1

For the fixed Bias configuration determine

- (a) I_C (b) R_E (c) R_B and (d) V_{CE}



Given data,

$$V_{CC} = 14V$$

$$I_B = 40 \mu A$$

$$\beta = 80$$

$$V_C = 6V$$

① $I_C = \beta I_B$

$$I_C = \beta I_B$$

$$= 80 \times 40 \times 10^{-6} A$$

$$= 3200 \times 10^{-6} A$$

$$= 0.0032 A$$

$$= 3.2 \times 10^{-3} A$$

$$\therefore I_C = 3.2 \times 10^{-3} A$$

$$\text{or, } I_C = 3.2 \text{ mA}$$

(Ans)

(Ans)

② Applying KVL

$$V_{CC} - I_C R_C - V_C = 0$$

$$14V - (3.2 \times 10^{-3}) R_C - 6V = 0$$

$$3.2 \times 10^{-3} R_C = 8V$$

$$R_C = 2500 \Omega$$

$$\text{or, } R_C = 2.5 K\Omega$$

(Ans)

(Ans)

③ R_B ?

Applying KVL,

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$R_B = \frac{V_{CC} - V_{BE}}{I_B} = \frac{14 - 0.7}{40 \mu A} = 332500 \Omega$$

$$= 332.5 K\Omega$$

Here

$$V_{BE} = 0.7$$

(d) $V_{CE} = ?$

$$-V_{CE} = -I_C R_C + V_{CC}$$

$$V_{CC} - I_C R_C = V_{CE}$$


$$14 - ((3.2 \times 10^{-3} A) \times 2.5 \times 10^3 \Omega) = V_{CE}$$

$$V_{CE} = 6V$$

$V_{CE} = 6V$
 $I_C = 3.2mA$
 $R_C = 2.5k\Omega$
 $V_{CC} = 14V$

Problem (3): for the fixed bias configuration Determine.

- (a) I_C (b) V_{CE} (c) β (d) R_B



$$\beta = \frac{I_C}{I_E}$$

$$V_{cc} - V_{BE} - I_B R_B = 0$$

$$V_{cc} - V_{BE} - (20 \mu A \times R_B) = 0$$

$$V_{cc} - I_E R_E$$

$$\textcircled{a} I_E = ?$$

$$I_E = I_B + I_C$$

$$I_C = I_E - I_B$$

$$= 4 \text{ mA} - 20 \mu A$$

$$= 4 \text{ mA} - 0.02 \text{ mA}$$

$$= 3.98 \text{ mA}$$

$$\textcircled{b} \begin{array}{l} I_C \approx I_E + I_B \\ 4 \text{ mA} + 20 \mu A \\ 4 \times 10^{-3} + 20 \times 10^{-6} \\ = 4.02 \times 10^{-3} \text{ A} \approx 4.02 \text{ mA} \end{array}$$

$$\text{Note: } I_C \approx I_E$$

$$R_E = \frac{I_E}{I_B}$$

$$\textcircled{c} V_{cc} - V_{CE} - I_C R_C = 0$$

$$V_{cc} = V_{CE} + I_C R_C$$

$$= 7.2 \text{ V} + (3.98 \text{ mA} \times 2.7 \text{ k}\Omega)$$

$$= 7.2 \text{ V} + 10.746 \text{ V} = 17.946 \text{ V}$$

$$\therefore V_{cc} = 17.946 \text{ V} \text{ } \textcircled{m}$$

$$\textcircled{d} \beta = \frac{I_C}{I_B}$$

$$= \frac{3.98 \text{ mA}}{20 \mu A}$$

for Common Emitter.

$$= \frac{3.98 \text{ mA}}{20 \mu A} = 0.199 \times 10^3 = 199$$

$$\therefore \beta = 199$$

$$\textcircled{d} \quad V_{CC} - V_{BE} - I_B R_B = 0$$

$$R_B = \frac{V_{CC} - V_{BE}}{I_B}$$


$$= \frac{17.946 - 0.7}{20 \mu A}$$


$$= 862.3 \text{ k}\Omega$$

$\therefore R_B = 862.3 \text{ k}\Omega$

$\textcircled{3}$ Emitter Base Configuration:

The d.c. bias network contains an Emitter resistor to improve the stability level of operating point over the fixed bias configuration.





KVL at $\vec{i/p}$.

$$-V_{cc} + I_B R_B + V_{BE} + I_E R_E = 0$$

$$I_E = I_C + I_B$$

$$I_E = \beta I_B$$

$$I_E = \beta I_B + I_B$$

$$I_E = (\beta + 1) I_B$$

$$-V_{cc} + I_B R_B + V_{BE} + (\beta + 1) I_B R_E = 0$$

$$-V_{cc} + I_B (R_B + (\beta + 1) R_E) + V_{BE} = 0$$

$$I_B = \frac{V_{cc} - V_{BE}}{R_B + (\beta + 1) R_E}$$

$$I_E = \beta \left(\frac{V_{cc} - V_{BE}}{R_B + (\beta + 1) R_E} \right)$$

$$\alpha, I_E = \beta \left(\frac{V_{cc} - V_{BE}}{R_B + (\beta + 1) R_E} \right)$$

KVL at o/p

$$V_{CC} - I_B R_B - V_{BE} - I_E R_E = 0$$

$$V_{CC} = I_B R_B + V_{BE} + I_E R_E$$

KVL at o/p

$$V_{CC} - I_E R_E - V_{CE} - I_C R_C = 0$$

$$V_{CE} = V_{CC} - I_E R_E - I_C R_C$$


Where $I_E \approx I_C$

$$= V_{CC} - I_C R_E - I_C R_C$$


$$V_{CE} = V_{CC} - I_C (R_E + R_C)$$

Problem: (3) For the emitter Bias network, Determine

- (a) I_B (b) I_C (c) V_{CE} (d) V_C (e) V_E (f) V_B



V_{ce}



$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1) R_E}$$

$$= \frac{20 - 0.7}{490 \times 10^3 + (50 + 1) 1k\Omega}$$

where, $(V_{BE} = 0.7)$

$$= \frac{20 - 0.7}{490 \times 10^3 + 51k\Omega} = \frac{19.3}{541k\Omega} = 3.57 \times 10^{-5} A$$

$$I_C = \beta I_B = 50 \times I_B = 2.248 \times 10^{-3} A$$

$$I_E = I_C + I_B$$

$$= 2.19813 \times 10^{-3} A$$

$$I_C = \beta I_B$$

$$= 50 (40.1 \mu A)$$

$$= 2.005 mA$$

✓ ② $V_{CE} = ?$ - Applying KVL at o/p side.

$$V_{CC} - I_E R_E - V_{CE} - I_C R_C = 0 \quad (\because I_C \approx I_E)$$

$$\begin{aligned} V_{CE} &= V_{CC} - I_E R_E - I_C R_C \\ &= V_{CC} - I_E (R_E + R_C) \\ &= 20 - (2.01 \times 10^{-3} \times 1) - (2.249 \times 10^{-3} \times 2 \times 10^3) \\ &= 15.517 \quad V_{CE} = 20 - (2.01 \text{ mA}) (2 \times 10^3) \\ &= 20 \text{ V} - 4.02 \text{ V} \\ &= 15.98 \text{ V} \quad \text{--- (m)} \end{aligned}$$

✓ ③ $V_C = V_{CC} - I_C R_C$

$$\begin{aligned} V_C &= V_{CC} - I_C R_C = 20 - (2.01 \text{ mA}) (2 \times 10^3) \\ &= 20 - 4.02 \text{ V} \\ &= 15.98 \text{ V} \end{aligned}$$

✓ ④ $V_E = V_C - V_{CE} = 15.98 \text{ V} - 13.97 \text{ V} = 2.01 \text{ V}$ --- (m)

⑤ $V_{BE} = V_B - V_E$

→ $V_B = V_{BE} + V_E$

✓ ⑥ $V_B = V_{BE} + V_E = 0.7 \text{ V} + 2.01 \text{ V}$

✓ ⑦ $V_{BC} = V_B - V_C = 2.71 \text{ V}$ --- (m)

$$\begin{aligned} &= 2.71 \text{ V} - 15.98 \text{ V} \\ &= -13.27 \text{ V} \quad \text{--- (m)} \end{aligned}$$


~~$V_{CC} + I_B R_B + V_{BE} + I_E R_E = 0$~~

~~$\Rightarrow V_{CC} = I_B R_B + V_{BE} + I_E R_E$~~

~~$\Rightarrow V_{BE} = V_{CC} - (I_B R_B + I_E R_E)$~~

~~$= 20 - (4.787 \times 10^{-5} \times 10^4 + 2.01 \times 10^{-3} \times 2 \times 10^3)$~~

✓ In a fixed bias circuit, I_B is constant and thus I_C is constant. β is maintained constant.



An introduction to the fixed bias circuit.

Stability


Date: 17/10/19

✓ In a fixed bias current I_B does not vary with β and therefore whenever there is an increase in β , I_C increases proportionally and thus V_{CE} reduces making the Q-point to drift towards saturation.

✓ 2×10^3) In an emitter bias current as β increases I_B reduces maintaining almost same I_C and V_{CE} stabilising the Q-point again β -variation.

Fixed bias	Emitter bias
<p>Constant I_B does not vary with β</p> <p>$\beta \uparrow, I_C \uparrow \rightarrow V_{CE} \downarrow$</p>	<p>$\beta \uparrow, I_B \downarrow, I_C$ and V_{CE} constant</p>

③ Collector feedback biasing Configuration:



$$4.78 \times 10^{-5} \times 490 \times 10^3 + 2.178 \times 10^5 \times 1 \times 10^3$$

An improved level of stability can also be obtained by introducing a feedback path from collector to base as shown in fig.

→ Sensitivity of Q-point to changes in β temperature variation is normally less than that encountered, for the fixed bias and or emitter bias configuration.

KVL at loop 1:

$$-V_{EE} + I_R R_E + I_B R_B + V_{BE} = 0$$

$$\Rightarrow -V_{EE} + (I_B + I_E) R_E + I_B R_B + V_{BE} = 0$$

$$I_E = \beta I_B$$

$$\Rightarrow -V_{EE} + (I_B + \beta I_B) R_E + I_B R_B + V_{BE} = 0$$

$$\Rightarrow -V_{EE} + I_B (1 + \beta) R_E + I_B R_B + V_{BE} = 0$$

$$\Rightarrow -V_{EE} + I_B [(1 + \beta) R_E + R_B] + V_{BE} = 0$$

$$\Rightarrow \boxed{I_B = \frac{V_{EE} - V_{BE}}{[(1 + \beta) R_E + R_B]}}$$

Apply KVL at loop 2:

$$V_{EE} - V_{CE} - I_R R_E = 0$$

$$\Rightarrow V_{EE} - V_{CE} - (I_C + I_B) R_E = 0$$

$$\Rightarrow \boxed{V_{CE} = V_{EE} - (I_C + I_B) R_E}$$

Advantages of Collector feedback:


It is stabilizes the operating point Q.

(i) against variation of temperature

(ii) against variation of biasing voltage

(iii) against variation of β

Problem: Fig shows an SE transistor bias by Collector feedback method determine operating point or Q-point.



$$Q\text{-Point} = (I_C, V_{CE})$$

$$V_{BE} = V_B - V_E = 0.7V$$

$$\Rightarrow V_B = 0.7V$$

$$I_E = \beta I_B$$

Applying KVL at base

$$I_B = \frac{V_{CC} - V_{BE}}{(1 + \beta) R_C + R_B} = \frac{20 - 0.7}{(1 + 100) \times 1 \times 10^3 + 100 \times 10^3}$$

$$\text{or, } I_B = 0.096 \text{ mA} = 0.0960 \text{ mA}$$

$$I_C = \beta I_B = 100 \times 0.096 \times 10^{-3}$$

Applying KVL at o/p side

$$I_E = 9.6 \text{ mA}$$


$$V_{CE} = V_{CC} - (I_C + I_B) R_C$$

$$= 20 - (9.6 \times 10^{-3} + 0.096 \times 10^{-3}) \times 1 \times 10^3$$

$$= 10.304 \text{ V}$$

$$\text{Operating point or } Q\text{-Point} = (9.6 \text{ mA}, 10.304 \text{ V})$$

Collector feedback configuration with emitter resistor



$$I = I_C + I_B = I_E$$

$$I_E = I_C + I_B$$

$$= \beta I_B + I_B$$

$$= I_B (\beta + 1)$$

Loop 1 Input Loop:

$$-V_{CC} + (I_B + \beta I_B) R_C + I_B R_B + V_{BE} + I_B (\beta + 1) R_E = 0$$

$$\Rightarrow -V_{CC} + I_B (1 + \beta) R_C + I_B R_B + V_{BE} + I_B (\beta + 1) R_E = 0$$

$$\Rightarrow -V_{CC} + I_B \left[(\beta + 1) (R_C + R_E) + R_B \right] + V_{BE} = 0$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE}}{(\beta + 1) (R_C + R_E) + R_B}$$

KVL at op loop:

$$+V_{CC} - V_{CE} - I_C R_C - I_E R_E = 0$$

$$+V_{CC} - V_{CE} - I_E R_C - I_E R_E = 0$$


$$\Rightarrow V_{CC} - V_{CE} - I_E (R_C + R_E) = 0$$

$$\Rightarrow V_{CE} = V_{CC} - I_E (R_C + R_E)$$

$$I_C = \beta I_B$$

$$\therefore I_C = \beta \left(\frac{V_{CC} - V_{BE}}{(\beta + 1)(R_C + R_E) + R_B} \right)$$

Problem 1: Determine the operating point in quiescent level I_{CQ} & V_{CEQ} for the network $V_{CC} = 10V$



$$I_B = \frac{V_{CC} - V_{BE}}{R_B + \beta(R_C + R_E)}$$

$$I_B = \frac{10 - 0.7}{250 \times 10^3 + 90(4.7 \times 10^3 + 1.2 \times 10^3)}$$

$$I_B = \frac{9.3}{781 \times 10^3} = 11.9 \mu A$$

$$I_C = \beta I_B = 90 \times 11.9 \mu A = 1.07 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

$$V_{CE} = 10 - 1.07 \text{ mA} \cdot (4.7 \text{ k}\Omega + 1.2 \text{ k}\Omega)$$

$$V_{CE} = 10 - 6.91 = 3.69 \text{ V}$$


$$I_C = \beta I_B = 90(11.9 \mu A) = 1.07 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

$$= 10 - 1.07 \text{ mA} \cdot (4.7 \text{ k}\Omega + 1.2 \text{ k}\Omega)$$

$$= 10 - 6.91 = 3.69 \text{ V}$$

④ Voltage divider biasing configuration:







- ★ It is called voltage divider biasing network, because of voltage divider network (shown as R_1 & R_2) is used to transistor bias.
- ★ It is most widely used bias.
- ★ This is biasing net. where I_B , I_C and V_{CEQ} (ie operating point) are almost independent of β .
- ★ The level of I_B will change with β so as to maintain the value of I_C and V_{CE} almost same so that stability is good for I_C and V_{CE} ?

Two methods

① Exact methods \Rightarrow Thevenin's Theorem.

③ Approximate method







$$V_{th} = \frac{R_2}{R_1 + R_2} V_{cc}$$

Apply KVL, $-V_{cc} + IR_1 + IR_2 = 0$

$$I = \frac{V_{cc}}{R_1 + R_2}$$

So, $V_{th} = IR_2 = \frac{V_{cc} R_2}{R_1 + R_2}$



KVL at e/p loop.

$$-V_{th} + I_B R_{th} + V_{BE} + I_E R_E = 0$$

$$I_E = (1 + \beta) I_B$$

$$-V_{th} + I_B R_{th} + V_{BE} + (1 + \beta) I_B R_E = 0$$

$$-V_{th} + I_B [R_{th} + (1 + \beta) R_E] + V_{BE} = 0$$

$$I_B = \frac{V_{th} - V_{BE}}{R_{th} + (1 + \beta) R_E}$$

$$I_C = \beta I_B$$

KVL at o/p loop.

$$V_{CC} - I_C R_C - I_E R_E + V_{CE} = 0$$


$$V_{CE} = V_{CC} - I_C R_C - I_E R_E$$

$$V_{CE} = V_{CC} - I_C R_C - I_C R_E$$

$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

$$I_C \approx I_E$$

Problem: Determine Quiescent points of the ~~approximate~~ mod. voltage divider configurations.



$$R_{th} = \frac{R_1 R_2}{R_1 + R_2} = \frac{(39 \times 3.9) \text{ k}\Omega}{(39 + 3.9) \text{ k}\Omega} = 3.545 \text{ k}\Omega$$

$$V_{th} = \frac{V_{CC} R_2}{R_1 + R_2} = 22 \left(\frac{3.9}{3.9 + 39} \right) = 2$$

$$\therefore V_{th} = 2 \text{ V}$$

$$I_B = \frac{V_{th} - V_{BE}}{R_{th} + (1+\beta) R_E}$$

$$I_B = \frac{2 - 0.7}{3.545 \times 10^3 + (1+100) 1.5 \times 10^3}$$

$$= \frac{1.3}{(3.545 \times 10^3 + 101 \times 1.5 \times 10^3)}$$

$$= \frac{1.3}{(3.545 \times 10^3 + 151.5 \times 10^3)}$$

$$= \frac{1.3}{(3.545 + 151.5) 10^3}$$

$$= \frac{1.3}{155.045 \times 10^3}$$

$$= 8.384 \times 10^{-6} \text{ Amp}$$

$$= 8.384 \mu\text{amp}$$

$$I_C = \beta I_B$$

$$= 100 (8.384 \times 10^{-6} \text{ Amp})$$

$$= 8.384 \times 10^{-4} \text{ Amp}$$

$$= 838.4 \mu\text{Amp}$$


$$V_{CE} = V_{CC} - I_C (R_E + R_C)$$

$$= 22 - 8.384 \times 10^{-4} (10 \times 10^3 + 1.5 \times 10^3)$$

$$= 22 - (8.384 \times 10^{-4} \times 11.5 \times 10^3)$$

$$= 22 - (8.384 \times 11.5 \times 10^{-1}) = 12.3978 \text{ V}$$

Assignment Approximate Model:



Partial bias circuit for calculating the approximate base voltage V_B .

The input section of the voltage divider configuration can be represented by the network of the above fig.

The resistance R_E is the equivalent resistance between base and ground for the transistor with an emitter resistor R_E .

$$R_E = (\beta + 1) R_E$$

If R_E is much larger than the resistance R_2 , the current I_B will be much smaller than I_2 (current always seeks the path of least resistance) and I_2 will be approximately equal to I_1 .

If we can accept the approximation that I_B is essentially 0 compared to I_1 and I_2 , and R_1 and R_2 can be considered as series elements. The voltage across R_2 , which is actually the base voltage, can be

determined using the voltage divider rule, that is:

$$V_B = \frac{R_2 V_{CC}}{R_1 + R_2}$$

$R_E = (\beta + 1) R_E \approx \beta R_E$, the condition that will define whether the approximate approach can be applied is:

$$\beta R_E \geq 10 R_2$$

In other words, if β times the value of R_E is at least 10 times the value of R_2 , the approximate approach can be applied with a high degree of accuracy.

Once V_B is determined, the level of V_E can be calculated from

$$V_E = V_B - V_{BE}$$

and the emitter current can be determined.

$$I_E = \frac{V_E}{R_E}$$

and

$$I_{C0} \approx I_E$$


The collector-to-emitter voltage is determined by

$$V_{CE} = V_{CC} - I_E R_C - I_E R_E$$

but because $I_E \approx I_C$

$$V_{CEQ} = V_{CC} - I_C (R_C + R_E)$$

Problem:



Boylestad, Page 182, 183, 11th Edition, Example 4.9


Boylestad Page 182, 183, 11th Edition Example 4.9

Date: 10/10/19

Thermal Run

The self heating
Thermal Runaway

$$\uparrow I_c = \beta I_b$$



Bias Stability

✓ Bias stability

Stabilization:

The process

or Q-point

variation in

Q

% ϵ_P

I_c

V_P G


I

Thermal Runaway in transistors:

The self destruction of unstabilized transistors is known as Thermal runaway.

$$\uparrow I_E = \beta I_B + I_{CBO} \quad \text{(from the common Emitter configuration)}$$

The temperature \uparrow depends on \uparrow ^{reverse} leakage current (I_{CBO})



Bias Stabilization:

Bias stability & Stability factor:

Stabilization:

The process of making operating point or Quiescent point or Q-point is independent of temperature changes and variation in transistor parameters. It is known as Stabilization.

$Q \Rightarrow$ independent of temp. as well as transistor parameters (β, I_B, V_{BE})


% Q point

I_C & V_{CE}


% Q point

I_E & V_{CE}

for E/p characteristics



for o/p characteristics.



Causes of destabilization:

$$I_C = \beta I_B + (\beta + 1) I_{CBO}$$

$$I_C \propto V_{CE}$$

- (i) The collector current I_{CQ} will change if β will change
and
i.e. $\downarrow I_C - \beta \downarrow$

(ii) The Collector Current (I_C) will change if I_{CBO} will change (with I_{CBO} will change when temp will change)

$$\text{i.e. } I_C \sim I_{CBO} \downarrow$$

$$T \uparrow \sim I_{CBO} \downarrow$$

(iii) The change in temperature will also change in input voltage V_{BE} .

(iv) For every 10°C change \uparrow double the I_{CBO} .

Generally, $I_{CBO} = 0.02 \mu\text{A}$

i.e.

$$10^\circ\text{C} \uparrow \Rightarrow \begin{aligned} 0.02(2) &= 0.04 \\ 0.04(2) &= 0.08 \end{aligned}$$

(v) For Every 1°C temp increases decreases 2.5mV in V_{BE} .

(vi) when $I_B \downarrow \sim I_C \downarrow$

Stability factor: (Stabilization factor)

The rate of change of Collector current (I_C) with respect to reverse leakage current (I_{CBO}) at constant input voltage V_{BE} and amplification factor

$$S = \left. \frac{\frac{dI_C}{dI_{CBO}}}{1} \right|_{\substack{\text{at } V_{BE} \text{ \& } \beta \text{ constant}}} = S(I_{CBO})$$

Defn: S' The rate of change of Collector current with respect to ~~reverse leakage current~~ input voltage (V_{BE}) at constant amplification factor (β) and constant reverse leakage current (I_{CBO}).

$$S' = \left. \frac{d I_C}{d V_{BE}} \right|_{\text{at } \beta \text{ \& } I_{CBO} \text{ constant}} = S(V_{BE})$$

Defn: S'' The rate of change of Collector current with respect to amplification factor (β) at constant reverse leakage current (I_{CBO}) and constant input voltage (V_{BE}).

$$S'' = \left. \frac{d I_C}{d \beta} \right|_{\text{at } V_{BE} \text{ \& } I_{CBO} \text{ constant}} = S(\beta)$$


NOTE:

1. If 'S' is less, then the system is more stable.

eg. $S = 25$

$S = 5$ (More stable system)

Stabilization Factor for fixed bias Configuration:



2nd
S-7

KVL at loop 1,

Step-1

$$-V_{CC} + I_B R_B + V_{BE} = 0$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} \quad \text{--- (1)}$$

Step-2

$$I_C = \beta I_B + (\beta + 1) I_{CBO}$$

$$I_C = \beta \left(\frac{V_{CC} - V_{BE}}{R_B} \right) + (\beta + 1) I_{CBO} \quad \text{--- (2)}$$

Step-3

Differentiate eqn (2) w.r.t I_C

$$\frac{d I_C}{d I_C} = \frac{\beta}{R_B} \left(\frac{d}{d I_C} (V_{CC} - V_{BE}) + (\beta + 1) \frac{d}{d I_C} I_{CBO} \right)$$

0 0 constant

$$\Rightarrow 1 = \frac{\beta}{R_B} (0 - 0) + (\beta + 1) \frac{d I_{CBO}}{d I_C}$$

$$\Rightarrow 1 = (\beta + 1) \frac{1}{S}$$

$$\Rightarrow S = (\beta + 1)$$

Generalized Expression of stability factor:

We can find stability factor from the generalized expression.

$$I_E = \beta I_B + (\beta + 1) I_{CBO}$$

differentiate w.r.t I_C (V_{BE}, β are constant)

$$\frac{dI_E}{dI_C} = \beta \frac{dI_B}{dI_C} + (\beta + 1) \frac{dI_{CBO}}{dI_C}$$

$$1 = \beta \frac{dI_B}{dI_C} + (\beta + 1) \frac{1}{S}$$

$$\left(1 - \beta \frac{dI_B}{dI_C}\right) = (\beta + 1) \frac{1}{S}$$

$$S = \frac{(\beta + 1)}{1 - \beta \frac{dI_B}{dI_C}}$$

$$S = \frac{dI_C}{dI_{CBO}}$$

$$\frac{1}{S} = \frac{dI_{CBO}}{dI_C}$$

$$S = \frac{\beta + 1}{1} = \beta + 1$$

(I_B, β are independent of I_C , I_{CBO} is constant here)

$$S' = \frac{dI_C}{dV_{BE}} \text{ at } \beta \text{ and } I_{CBO} \text{ constant}$$

$$I_C = \beta \left(\frac{V_{CC} - V_{BE}}{R_B} \right) + (\beta + 1) I_{CBO}$$

Now, differentiate w.r.t I_C (β, I_{CBO} constant)

$$\frac{dI_C}{dI_C} = \frac{\beta}{R_B} \frac{d(V_{CC} - V_{BE})}{dI_C} + (\beta + 1) \frac{dI_{CBO}}{dI_C}$$

$$1 = \frac{\beta}{R_B} \left(0 - \frac{dV_{BE}}{dI_C} \right) + 0$$

$$1 = \frac{\beta}{R_B} \left(-\frac{1}{s'} \right) \quad \left(\because \frac{1}{s'} = \frac{dV_{BE}}{dI_C} \right)$$

$$s' = \frac{-\beta}{R_B}$$

Assignment s' :

$$s'' = \left. \frac{dI_C}{d\beta} \right|_{\text{at } V_{BE} + I_{CBO} \text{ constant}} = S(\beta)$$

$$I_C = \beta I_B + (\beta + 1) I_{C0}$$

Substituting I_B in the above eqn.

$$I_C = \beta \left(\frac{V_{CC} - V_{BE}}{R_B} \right) + (\beta + 1) I_{C0}$$

$$= \frac{\beta V_{CC}}{R_B} - \frac{\beta V_{BE}}{R_B} + (\beta + 1) I_{C0}$$

Differentiating the above equation with respect to β

$$\frac{\partial I_C}{\partial \beta} = \frac{V_{CC}}{R_B} - \frac{V_{BE}}{R_B} + I_{C0}$$


$$= I_B + I_{C0}$$

$$\approx I_B$$

$$\Rightarrow \frac{\partial I_C}{\partial \beta} = \frac{I_C}{\beta}$$

$$\Rightarrow \boxed{S_\beta = \frac{I_C}{\beta}}$$

Stabilization factor for Emitter bias Configuration:



Step 1

Apply KVL:

$$+V_{CC} - I_B R_B - V_{BE} - I_E R_E = 0$$

$$I_E = I_C + I_B$$

$$V_{CC} - I_B R_B - V_{BE} - (I_C + I_B) R_E = 0$$

$$V_{CC} - I_B R_B - V_{BE} - I_C R_E - I_B R_E = 0$$

$$V_{CC} - I_B (R_B + R_E) - V_{BE} - I_C R_E = 0$$

Step 2

$$I_B = \frac{V_{CC} - V_{BE} - I_C R_E}{R_B + R_E} \quad \text{--- (1)}$$

Step 2

$$I_C = \beta I_B + (\beta + 1) I_{CBO}$$

$$I_C = \beta \left(\frac{V_{CC} - V_{BE} - I_C R_E}{R_B + R_E} \right) + (\beta + 1) I_{CBO} \quad \text{--- (2)}$$

Step 9: Differentiate w.r.t I_C (V_{BE} & β constant)

$$\frac{dI_C}{dI_C} = \frac{\beta}{R_B + R_E} (V_{BE}^0 - V_{BE}^0 - I_C R_E) + (\beta + 1) \frac{dI_{CBO}}{dI_C}$$

$$1 = \frac{\beta}{R_B + R_E} (-I_C R_E) + \frac{\beta + 1}{S}$$

$$1 = \frac{\beta}{R_B + R_E} (-R_E) + \frac{\beta + 1}{S}$$

$$1 = -\frac{\beta R_E}{R_B + R_E} + \frac{\beta + 1}{S}$$

$$\left(1 + \frac{\beta R_E}{R_B + R_E} \right) = \frac{\beta + 1}{S}$$

$$S = \frac{\beta + 1}{\left(1 + \frac{\beta R_E}{R_B + R_E} \right)} = \frac{\beta + 1}{\frac{R_B + R_E + \beta R_E}{R_B + R_E}}$$

$$= \frac{(\beta + 1)(R_B + R_E)}{R_E(1 + \beta) + R_B}$$

$$S = \frac{(\beta + 1)(R_E + R_E)}{R_E(1 + \beta) + R_B}$$

Stabilization factor for Collector feedback

Date 22/10/17
Basing

Configuration.

With Emitter Resistances

KVL & KCL,

$$I = I_c + I_e$$


$$I_B = ?$$

$$I_E = ?$$

$$I_C = ?$$

KVL,

$$I_B = \frac{V_{CC} - I_C R_E - V_{BE}}{R_E + R_B}$$



Apply KVL

$$V_{CC} - I_B R_B - V_{BE} - I_E R_E = 0$$

$$\Rightarrow V_{CC} - V_{BE} = I_B R_B + I_E R_E$$

$$\Rightarrow = (I_B + I_E) R_E + I_B R_B$$

$$V_{CC} - V_{BE} = R_E I_B + I_C R_E + I_B R_E + I_E R_E$$

$$\Rightarrow V_{CC} - V_{BE} = I_B (R_E + R_B) + I_E R_E$$

$$\Rightarrow \frac{V_{CC} - V_{BE} - I_C R_E - I_E R_E}{R_E + R_B} = I_B$$

$$I_C = \beta I_B + (1 + \beta) I_{CBO}$$

$$I_E = \beta \left(\frac{V_{CC} - V_{BE} - I_C R_C - I_E R_E}{R_C + R_E} \right) + \left(\frac{V_{CC} - V_{BE} - I_C R_C - I_E R_E}{R_C + R_E} \right) I_{CBO}$$

$$I_E =$$

$$S =$$

$$\frac{dI_E}{dI_C} = \frac{\beta}{(1 + \beta)(R_C + R_E) + R_B} \frac{d(V_{CC} - V_{BE})}{dI} + (1 + \beta) \frac{dI_{CBO}}{dI_C}$$

$$\frac{1}{S} = (1 + \beta) \frac{1}{S}$$

$$S = 1 + \beta$$

Problem: design a "voltage divider bias network" using a supply voltage of 24V, a transistor with $\beta = 110$, and operating points of $I_{CQ} = 4\text{mA}$ and $V_{CEQ} = 8\text{V}$.
Choose $V_E = \frac{1}{8} V_{CC}$.

Solution:

$$V_{CC} = 24\text{V}$$

$$\beta = 110$$

$$I_{CQ} = 4\text{mA}$$

$$V_{CEQ} = 8\text{V}$$

$$V_E = \frac{1}{8} V_{CC}$$

$$R_1, R_2, R_C, R_E = \frac{1}{2} (1 + \beta)$$

$$I_C = \beta I_B$$

$$4\text{mA} = 110 I_B$$

$$\textcircled{4} R_E = ?$$


$$I_C \approx I_E$$

$$R_E = \frac{V_E}{I_E} \approx \frac{V_E}{I_C}$$

$$V_E = \frac{1}{8} V_{CC}$$

$$V_E = \frac{24}{8} = 3\text{V}$$

$$V_E \approx 3\text{V}$$



$$R_E = \frac{3}{4 \times 10^{-3}} = 0.75\text{k}\Omega$$

~~R_E~~

$$ii) R_e = \frac{V_e}{I_E}$$

$$V_{EE} = V_e - V_E$$

$$\Rightarrow V_e = V_{EE} + V_E$$

$$= 8V + 3V$$

$$V_e = 11V$$

$$R_e = \frac{11}{4 \times 10^{-3}} = 2.75 K\Omega$$

iii) for approximate analysis

$$\beta R_E \geq 10 R_2$$

$$\frac{\beta R_E}{10} = R_2$$

$$R_2 = \frac{10}{\beta R_E} = \frac{10}{110 \times 0.25 \times 10^3}$$

$$R_2 = \frac{110 \times 0.25 \times 10^3}{10}$$

$$R_2 = 8.25 K\Omega$$

$$R_1 + R_2 \cdot V_2 = V_B = \frac{R_2 (V_{CC})}{R_1 + R_2}$$

$$V_{BE} = V_B - V_E$$

$$V_B = V_{BE} + V_E$$

$$= 0.7V + 3V = 3.7V$$

$$V_B = \frac{(8.25 \text{ K}\Omega)(14 \text{ V})}{R_1 + (8.25 \text{ K}\Omega)}$$

$$V_{B2} = 3.7 \text{ V} (R_1 + 8.25 \text{ K}\Omega) + (8.25 \text{ K}\Omega)(24 \text{ V})$$

$$R_1 \times 3.7 = (8.25 \text{ K}\Omega \times 24) - (8.25 \text{ K}\Omega \times 3.7)$$

$$R_1 = 45.263 \text{ K}\Omega$$

$$R_1 = \cancel{2223.24 \Omega}$$

$$\underline{\underline{2.223 \text{ K}\Omega}}$$

for the designing of voltage divider configuration

$$R_1 = 45.26 \text{ K}\Omega$$

$$R_2 = 8.25 \text{ K}\Omega$$

$$R_E = 2.75 \text{ K}\Omega$$

$$R_E = 0.75 \text{ K}\Omega$$

Dates: 02/11/19

Xc

{ Law of
High F


Total r

Trans



FET (Field Effect Transistor)

19/11/19




* Difference betⁿ BJT and FET:

BJT (Bipolar Junction Transistor)

FET (Field Effect Transistor)


① BJT is 3 terminal device

These are Emitter, Base & Collector.



① FET is 3 terminal device

Gate, Source and Drain.



② Bipolar junction transistor means conduction takes place because of both holes & electrons.

② Unipolar junction transistor. because conduction ^{of current} takes place either by holes or electrons.

BJT (Bipolar Junction Transistor)

- (iii) It is +ve temperature coefficient.
- (iv) It has high voltage gain
- (v) BJT is current control device
- (vi) Large in size
- (vii) more noisy
- (viii) Small current is required to keep the device on
- (ix) less Thermal Stable
- (x) Mainly BJT are of 2 types
 - (i) npn
 - (ii) pnp
- (xi) During amplification operation ckt remains forward bias.

FET (Field Effect Transistor)


- (iii) It is +ve temp coefficient
- (iv) High input impedance
small voltage gain
- (v) FET is voltage control device
- (vi) Smaller in size
- (vii) less noisy
- (viii) Small voltage is required to keep the device on
- (ix) Thermal Stable
- (x) Mainly FET are of 2 types
 - (i) JFET
 - (ii) MOSFET
- (xi) During amplification operation ckt remains reverse bias.

Similarities betⁿ BJT & FET:

- * Both will use amplifier switching device and impedance matching.

JFET (Junction Field Effect Transistor):

- * It is a 3 terminal device
- * The 3 terminal are, (1) Source
(2) Drain
(3) Gate.



2 type of FET:

- (1) n-channel
- (2) p-channel

*** N-channel JFET is widely used

- * It is a 3 terminal voltage control semiconductor device
- * That means input voltage controls output characteristics of JFET.

* JFET is always operated with Gate to source.

* PN Junction is reverse bias.

* In FET Gate Current (I_g) is zero.

ie $I_g = 0$

Since there is no Gate current,

then $I_D = I_S$.

* The JFET must be operated betn

$V_{GS} = 0$ and $V_G = \text{off condition}$.

for this range of Gate to source voltage I_D will vary from maximum to minimum of zero.


* Because the two Gates are at same potential both depletion layers wider and narrow down by equal amount.

* The JFET is Subjected to Thermal runaway effect when the temperature of device increases.


* The I_D is controlled by changing in the channel

Construction of JFET:

a) N-channel JFET:



b) P-channel JFET:



A JFET consists of a P or N type Silicon bar containing two PN-junctions at the sides. The bar forms the conducting channel for the charge carriers.

* NOTE: If the bar is N-type material it is called as N-channel JFET & if the bar is P-type material it is called as P-channel JFET.

- * The two PN-junction forming diodes are connected externally at a common terminal called Gate.
- * Other terminals are Source and drain taken out from the path of channel.
- * Thus a JFET has 3 terminals - called Source, Gate & Drain.


JFET Polarities:

- * The input end of JFET is reverse biased this means that device has high input impedance.


* The drain is biased w.r.t. the source.

$$I_D = I_S \quad (\text{when } V_{GS} = 0)$$

Symbol of JFET:



N-channel JFET



P channel JFET

It is thick because p region is more comparable to n.

WORKING OF JFET: (Operating Principle)


Case 1: $V_{GS} = 0$

Case 2: $V_{GS} < 0$

$V_{DS} > 0V$


Condition 1: ($V_{GS} = 0, V_{DS} > 0V$)

* The two pn-junctions at the side forms two depletion layers. The current conduction by charge carriers i.e. electrons in case of N-channel and holes in case of P-channel.



The width and resistance of this channel can be controlled by changing the input voltage V_{GS} .

The greater the reverse voltage V_{GS} , the wider will be the depletion layer & narrower the channel.



JFET operates on the principle that width and resistance of conducting channel can be varied by changing V_{GS} .

WORKING:

When a voltage V_{DS} is applied betn source and drain and the voltage on the Gate is zero. The PN-Junction at the side of the bar has established depletion layer.

The size of the depletion layer determines the width of the channel and hence current conducts through the bar.

When a reverse voltage V_{GS} is applied betn Gate & Source the width of the depletion layer is increased this reduces the width of the conducting channel. Thereby

Increasing in the resistance so that current from Drain to Source decrease.

On the other hand if the Reverse voltage on the Gate is decreased the width of the depletion region also decreases. So the conducting channel will increase. So the source to drain current will be increase. (Drain to Source)

NOTE:

In JFET Current from Drain to Source can be controlled by applying potential across Gate terminals.

$V_{GS} \uparrow$ $I_D \uparrow$ Channel $w \downarrow$ Source to Drain

Condition 1:

$$V_{GS} = 0V, \quad V_{DS} > 0, \quad I_D = I_S$$

Condition 2:


$$V_{GS} < 0, \quad V_{DS} > 0, \quad I_D < I_S$$

Pinch off Voltage:-

Pinch off voltage is the drain to source voltage after which the Drain to Source current becomes almost constant. JFET enters into saturation region. It is defined only when Gate to Source voltage will be zero.

D. 22/11/19

Output characteristics of N-channel JFET:



$I_D = I_{DSS}$ = Max^m Saturation Current.

- * It is the graph betn I_D versus V_{DS} at Constant V_{GS} .
- * The drain current (I_D) rises linearly with drain to source voltage V_{DS} then I_D becomes constant.
- * The drain to source voltage (V_{DS}) above which drain current becomes constant at pinchoff voltage V_P .

After V_P the channel width becomes so much narrow the depletion layer almost touches each other the I_D passes through the small passage betn these layers therefore increasing I_D is very small with increase in V_{DS} above pinchoff voltage.

* If we keep on increasing V_{DS} at the same particular voltage breakdown will happen. This particular voltage is called breakdown voltage.

* If we increase V_{GS} more negative then we will reach pinchoff voltage early.

(A) JFET As a constant Current Source:

When V_{DS} is greater than V_p the depletion layer width will not increase at top but it will increase along with the length.

$$I_D = I_{DSS} \text{ at } V_{GS} = 0$$

I_{DSS} = Maxm Saturation Current

If I_D will not increase further at $V_{DS} < V_{DS \text{ max}}$. that's why, JFET acting as constant current source.

(B) JFET as voltage control resistor:

Ohmic region is also called as voltage control resistance region.

NOTE: JFET can use as variable resistor in Ohmic region.

$$V_{DS} = I_{DSS} (R) \uparrow$$

$$R \uparrow = \frac{1}{S_{kp}} = \frac{1}{0} = \infty \Big|_{V_{GS}}$$

for finding the drain resistance:

$$r_d = \frac{r_o}{\left(1 - \frac{V_{GS}}{V_p}\right)^2}$$

r_d is resistance at particular V_{GS}

r_o is the resistance at $V_{GS} = 0$

V_{GS} = Gate to Source Voltage

V_p = pinch off voltage.

Problem: find r_d , at $r_o = 10\text{ k}\Omega$, pinch off (V_p) = -6 V and $V_{GS} = -3\text{ V}$.

Solution:

$$r_d = \frac{r_o}{\left(1 - \frac{V_{GS}}{V_p}\right)^2}$$

Given,

$$r_o = 10\text{ k}\Omega$$


$$V_p = -6\text{ V}$$

$$V_{GS} = -3\text{ V}$$

$$\therefore r_d = \frac{10\text{ k}\Omega}{\left(1 - \left(\frac{-3\text{ V}}{-6\text{ V}}\right)\right)^2} = 40\text{ k}\Omega. \quad \text{--- (Ans)}$$

Transfer characteristics of N-channel JFET:

It is the graph betⁿ output Current I_D versus input voltage V_{GS} when V_{DS} constant.



Schokley's Equation's

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

Transconductance (g_m):

Transconductance is defined as the ratio of change in I_D to the change in gate to Source voltage at constant drain to Source voltage.

i.e.
$$g_m = \frac{\Delta I_D}{\Delta V_{GS}} \text{ mA/V at constant } V_{DS}$$

Amplification factor: (μ)

$$\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}}$$

It is the ratio of change in V_{DS} to change in V_{GS} .

$$r_d = \frac{\Delta V_{DS}}{\Delta I_D}$$

$$\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}} \times \frac{\Delta I_D}{\Delta I_D}$$

$$\mu = r_d \times g_m$$

AC drain Resistance:

It is the ratio of change in (I_D) to change in gate to source voltage at constant drain to source voltage V_{DS} .

$$R_D (AC) = \frac{I_D}{V_{DS}}$$

Prob 1 The device parameters for n-channel JFET are

Maxim drain current (I_{DSS}) = 10mA

pinch off voltage (V_p) = -4V

Calculate the drain current for.

(a) $V_{GS} = 0V$, (b) $V_{GS} = -1V$ (c) $V_{GS} = -4V$.

Solution: Given, $I_{DSS} = 10mA$

$$V_p = -4V$$

(a) $V_{GS} = 0V$

(a) $V_{GS} = 0V$

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$= 10mA \left(1 - \frac{0}{-4}\right)^2$$

$$I_D = 10mA$$

(b) $V_{GS} = -1V$

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$= 10mA \left(1 - \frac{-1}{-4}\right)^2$$

$$= 5.625mA$$

(c) $V_{GS} = -4V$

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$= 10mA \left(1 - \frac{-4}{-4}\right)^2$$

Problem 2: A JFET produce gate current $2nA$ when gate is reverse biased with $8V$. Determine the resistance betⁿ gate & source.

Solution: Given $I_g = 2nA$
 $V_{GS} = 8V$

$$R_{GS} = \frac{V_{GS}}{I_g} = \frac{8V}{2nA} = 4 \times 10^9 \Omega$$

Problem 3: The reverse gate voltage of JFET when changes from $+4V$ to $+2V$. The drain current changes from $2.2mA$ to $2.6mA$. Find the value Transconductance (g_m)

Solution:

Given,

change in gate voltage (ΔV_{GS}) = $(4.4 - 4.2)V = 0.2V$

Change in drain current (ΔI_D) = $2.2mA - 2.6mA = -0.4mA$

$$g_m (\text{Transconductance}) = \frac{\Delta I_D}{\Delta V_{GS}} \text{ mA/V}$$

$$= \frac{-0.4}{0.2} = 2 \text{ mA/V or } 2 \text{ mS}$$

Problem 4: The pinchoff voltage for an n-channel JFET is $4V$. the pinchoff occurs for V_{DS} when $V_{GS} = -1V$.

- (a) 3 volts (b) 5 volts (c) 4 volts (d) 1 volts.

Solution:

Given, $V_p = 4V$ $I_D = I_{DSS}$

$V_{GS} = -1V$

$V_{DS} = ?$

$$V_p = V_{DS} \Big|_{V_{GS}=0}$$

$$\text{So, } V_p = V_{DS} = (4-1) \Big|_{V_{GS}=-1}$$

$$= 3V$$


MOSFET

Metal Oxide Semiconductor field Effect transistor (MOSFET)

MOSFET is a voltage control device which control the output current (I_D) by input voltage (V_{GS}).

MOSFET has characteristics similar to JFET and additional characteristics that make them very useful.

MOSFET are available in two types.



Depletion type MOSFET (D-MOSFET):

In D-MOSFET there is a physical channel exist betⁿ source and drain region and sufficient Gate the source +ve Potential is applied across gate terminal to form the channel.


It operates in +ve gate bias condition.

Construction of depletion type MOSFET:

A slab of p-material is formed from Silicon base then we will introduce trivalent impurity then we have p-type Substrate.

Substrate: Substrate is the base or foundation on which our device is constructed.


The source and drain are connected through metallic metal contact to n-doped region linked by n-channel.



The Gate also connected to metal contact surface insulated from n-channel by a very thin SiO_2 layer.


SiO_2 is type insulating refer to as a dielectric which sets of opposing electric field within the dielectric when exposed to an externally applied electric field. There is no direct electrical connection betn gate and terminal & channel of MOSFET.

It is the resulting layer of MOSFET that accounts for high input impedance of the device.




(Fig: P-channel MOSFET)



Symbol of D-type MOSFET:



n-channel




p-channel



Working Operation of DMOSFET:

Case ① $V_{GS} = 0$:

The V_{GS} is set to 0V by the direct connection from the one terminal to others. i.e. Gate to source. The voltage V_{DD} is applied between drain and source terminals.




The result is an attraction of free electrons of n-channel for the +ve voltage at the drain.

The resulting current decreases equal to zero volt.

$$I_D = I_{DSS}$$

Case (i): $V_{GS} = -V_e$ voltage

The $-V_e$ potential at the gate will tend to press electrons towards p-substrate & attracts holes from p-type substrate.



Depending upon the magnitude of $-V_e$ bias established by V_{GS} .

A level of recombination between electrons and holes will occur that will reduce the no. of free electrons in the n-channel available for conduction.

The more negative bias the higher is the recombination. The resulting level of drain current is therefore reduced with increase in $-V_e$ bias for V_{GS} .

Case (ii): $V_{GS} = +V_e$

For $+V_e$ value of V_{GS} the $+V_e$ gate will draw additional electrons from the p-type substrate due to reverse leakage current and establish new charge carriers through the collision resulting between accelerating particles.


As the gate-to-source voltage continues to increase in the $+V_e$ direction, the I_D will increase at a rapid rate. This is known as enhancement mode of operation of D-MOSFET.

$$I_D \propto V_{GS}$$

at $V_{DS} = \text{constant}$.

Characteristics of DMOSFET:

(i) Drain or output characteristics of N-channel DMOSFET:




I_D vs V_{GS} for various values.

$V_{GS} = 0$, $I_D = I_{DSS}$ (Maxm Saturation Current)

(ii) Transfer characteristics of N channel DMOSFET:


It is the graph betn I_D vs. V_{GS} for fixed V_{DS} .



Construction of EMOSFET:

The slab of P-type material is formed from a silicon base then we will add trivalent impurity then we will have P-type Substrate.

The substrate or base S sometimes internally connected to source terminal OR used for external control of potential at source terminal.





The source and drain terminals (Fig. N-channel EMOSFET) are connected through metallic contact to N-doped region.

This is the primary difference between the construction of depletion MOSFET and E-MOSFET.



The gate is connected to the P-doped Substrate or P-Substrate where via insulating layer of SiO_2 .

Symbol of E MOSFET:

This gate characterizes the channel.



(N-channel)
E MOSFET



(P-channel)
E MOSFET

Operation of N₊ E MOSFET:


Case (i): When $V_{GS} = 0$, $V_{DS} = +V_e$

If $V_{GS} = 0$ and no voltage V_{GS} applied between drain and source of the device as shown in the fig. the absence of n-channel there is no current flow in the channel to source. It is not sufficient to have a large accumulation of charge carriers at the drain and the source due to n-doped regions.

Case (ii): When $V_{GS} = +V_e$ and $V_{DS} = +V_e$

If both V_{GS} and V_{DS} having some +ve voltage (greater than 0V) establish the drain and gate at +ve potential w.r.t source.

The +ve Potential at gate will preserve the holes in the P-substrate along N-doped Silicon dioxide (SiO_2) layer. To leave the area under deeper region of P-type substrate.



The result is a depletion region nearer the SiO_2 insulating layer. (N-channel MOSFET)

However the electrons in P-substrate will be attracted to +ve gate and accumulate in the region nearer the surface of SiO_2 layer.

The SiO_2 layer and its insulating qualities will prevent the -ve charge carriers from being observed at Gate terminal.

As V_{gs} increasing magnitude then concentration of electron nearer the SiO_2 surface increases until eventually the included p-type region can support a majorable flow of current betn drain to source.

The level of V_{gs} that in the significant increase in the drain current is called Threshold voltage (V_T) since the channel is not existed with $V_{gs}=0V$ and enhanced by the application of +ve gate to source voltage. This type of MOSFET is called enhancement MOSFET.

Case 3:

$$V_{GS} = +V_e, \quad V_{DS} = +V_e$$

$$V_{DS} = |V_p|, \quad I_D = \text{Constant}$$

Applying KVL,

$$V_{DS} - V_D - V_{G1} - V_{GS} = 0$$

$$V_{DS} = V_{GS} + V_{G1} + V_D$$

$$V_{DS} = V_{GS} + V_{DG}$$

$$V_{DG} = V_{DG} - V_{GS}$$

$$= V_{DS} - V_T$$

$$\boxed{V_{DG} = V_{DS} - V_T}$$

★ Saturation can be calculated by

$$\boxed{V_{DS}(\text{Sat}) = V_{GS} - V_T}$$

$$V_{DS} = V_{DG} \Rightarrow I_D = I_s \quad (\text{At the})$$

★ To determine I_D at a given V_{GS}

$$\boxed{I_D = K(V_{GS} - V_T)^2}$$


K is the constant can be determined by using values of specific point and the formula

$$\boxed{K = \frac{I_{D(ON)}}{(V_{GS(ON)} - V_T)^2}$$


where, V_T = Threshold voltage

Output or Drain characteristics of N-channel MOSFET:

* It is the graph b/w I_D & V_{DS} at various values of V_{GS} .



Transfer characteristics of N-channel MOSFET:



CMOS (Complementary MOSFET)

CMOS is a combination of a p-channel enhancement type MOSFET with a n-channel EMOS.

It is the main building blocks in VLSI design.


It is used as a universal component for any analog or digital design.

It is also used because of its low power consumption.

It is compact in size. In general a CMOS behaves as a inverter.

→ The drain terminal of PMOS and N-MOS are sorted across which output are taken.

→ The Gate terminal of PMOS and N-MOS are sorted across which i/p voltage are given.



KVL at i/p loop

$$\Rightarrow V_{in} = V_{Gsn}$$

$$\text{If } V_{Gsn} = V_{in} = 0$$

The NMOS is off i.e. it is O.C.

$$\text{KVL at o/p loop} \Rightarrow V_{in} - V_{Gsp} - V_{Dd} = 0$$

$$\Rightarrow V_{Gsp} = -V_{Dd}$$

So PMOS is on or it is S.C.

Since N-MOS is off and P-MOS is ON the output voltage is equal to V_{Dd} .

If $V_{in} = \text{high}$, then N-MOS will ON & P-MOS will off the output will directly grounded, $V_o = 0V$.





Fig. 2

VMOS Device



A VMOS transistor^D is a type of MOSFET.

- VMOS is used for describing the V-groove shape vertically cut into the substrate material.
- VMOS is an acronym for "Vertical metal oxide semiconductor".

The V shapes of the MOSFET's gate allows the device to deliver a higher amount of current from the source to the drain of the device. The shape of the depletion region creates a wider channel, allowing more current to flow through.

During the operation in blocking mode, the highest electric field occurs at the nt/pt junction. The presence of sharp corner at the bottom of the groove enhances the electric field at the edge of the channel in the depletion region, thus reducing breakdown voltage of the device. This electric field launches electrons into the gate oxide and consequently, the trapped electrons shift the threshold voltage of the MOSFET. For this reason, the V-groove architecture is no longer used in commercial device.

Problem ①: For E MOSFET, Given $K = 0.4 \times 10^{-3} \text{ A/V}^2$ and $I_D = (ON) = 3.5 \text{ mA}$ with $V_{GS(ON)} = 4 \text{ V}$, determine V_T .

Soln: Given data:

$$K = 0.4 \times 10^{-3} \text{ A/V}^2$$

$$I_D(ON) = 3.5 \text{ mA}$$

$$V_{GS(ON)} = 4 \text{ V}$$

$$V_T = ?$$

$$I_D = K (V_{GS} - V_T)^2$$

$$\Rightarrow 3.5 \text{ mA} = 0.4 \times 10^{-3} \frac{\text{A}}{\text{V}^2} (4 \text{ V} - V_T)^2$$

$$\Rightarrow \frac{3.5 \text{ mA}}{0.4 \times 10^{-3} \frac{\text{A}}{\text{V}^2}} = (4 \text{ V} - V_T)^2$$

$$\Rightarrow 8.75 \text{ V} = (4 \text{ V} - V_T)^2$$

$$\Rightarrow 2.95 \text{ V} = 4 \text{ V} - V_T$$

$$\Rightarrow V_T = 1.05 \text{ V} \quad \text{--- (Ans)}$$

Problem ② For a D MOSFET. Given $I_D = 4 \text{ mA}$ at $V_{GS} = -2 \text{ V}$. Determine the Saturation current. if $V_P = -4 \text{ V}$.

Ans:

Given data:

$$I_D = 4 \text{ mA}$$

$$V_{GS} = -2 \text{ V}$$

$$V_P = -4 \text{ V}$$

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

$$\Rightarrow I_{DSS} = \frac{I_D}{\left(1 - \frac{V_{GS}}{V_P} \right)^2}$$

$$\rightarrow I_{DSS} = \frac{1 \text{ mA}}{\left[1 - \left(\frac{-2}{-4}\right)\right]^2} = 16 \text{ mA}$$

$$\therefore I_{DSS} = 16 \text{ mA}$$

Ans

Problem 8: Does the current of E-MOSFET increases of the same rate as a D-MOSFET for the conduction region?

Ans:

E-MOSFET

$$I_D = K (V_{GS} - V_T)^2$$

const. $\rightarrow K$ and V_T
differentiating w.r.t V_{GS}

$$\frac{dI_D}{dV_{GS}} = K \frac{d}{dV_{GS}} (V_{GS} - V_T)^2$$

$$= 2K \frac{d}{dV_{GS}} (V_{GS} - V_T)$$

$$= 2K (V_{GS} - V_T) \frac{d(V_{GS} - V_T)}{dV_{GS}}$$

$$\frac{dI_D}{dV_{GS}} = 2K (V_{GS} - V_T)$$

$$= c (V_{GS} - e)$$

D-MOSFET

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

const. $\rightarrow I_{DSS}$ and V_P
differentiating w.r.t V_{GS}

$$\frac{dI_D}{dV_{GS}} = \frac{d}{dV_{GS}} I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$= I_{DSS} \frac{d}{dV_{GS}} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$= I_{DSS} \cdot 2 \frac{ds}{dV_{GS}}$$

$$= I_{DSS} \cdot 2 \left(1 - \frac{V_{GS}}{V_P}\right) \left(-\frac{1}{V_P}\right)$$

$$\frac{dI_D}{dV_{GS}} = \left(\frac{2I_{DSS}}{V_P}\right) (V_{GS} - V_P)$$


$$= c (V_{GS} - e)$$

Hence from the above two expressions, we observed that,

Current of E-MOSFET increases of the same rate as a D-MOSFET.

Summary:

JFET




② $I_G = 0, V_{GS} = 0, I_D = I_{DSS}$


③ ***

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$


④ Transfer characteristics



⑤ Drain Current





DMOSFET




② $I_G = 0, V_{GS} = 0, I_D = I_{DSS}$

③ ***

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$




EMOSFET



② $I_G = 0, V_{GS} = 0, I_D = 0$

$$I_D = K (V_{GS} - V_T)^2$$



— : FET BIASING : —

1. fixed Bias of JFET
2. Self Bias of JFET
3. Voltage divider of JFET.

Fixed Bias JFET:

Applying KVL at input

$$V_{GS} + V_{DS} = 0$$


$$V_{DS} = -V_{GS}$$

Applying KVL at output side.

$$-V_{DS} - I_D R_D + V_{DD} = 0$$

$$-V_{DS} = I_D R_D - V_{DD}$$

$$V_{DS} = V_{DD} - I_D R_D$$



Self Bias of JFET:


KVL at input side,

$$V_{GS} + I_S R_S = 0$$

$$V_{GS} = -I_S R_S$$

$$\boxed{I_D = I_S}$$

$$\boxed{V_{GS} = -I_D R_S} \quad \text{--- (1)}$$



Applying KVL at output,

$$-V_{DS} - I_D R_D + V_{DD} - I_S R_S = 0$$

$$-V_{DS} = I_D R_D - V_{DD} + I_S R_S$$

$$I_D = I_S$$

$$-V_{DS} = I_D R_D - V_{DD} + I_D R_S$$

$$\boxed{V_{DS} = -I_D (R_D + R_S) + V_{DD}}$$


Problem: Determine the following for the network as shown in the fig.

Given data:

$$I_{DSS} = 10 \text{ mA}$$

$$V_p = -8 \text{ V}$$

$$V_s = \text{ground}$$



(a) V_{GS}

(b) I_D

(c) V_{DS}

(d) V_D

(e) V_G

Solution:

(a) $V_{GS} = -V_{GQ}$
 $= -2 \text{ V}$


(b) $I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$
 $= 10 \text{ mA} \left(1 - \frac{-2}{-8}\right)^2 = 5.625 \text{ mA}$

(c) $V_{DS} = V_{DD} - I_D R_D$
 $= 16 - 5.625 \text{ mA} (2 \text{ k}\Omega)$
 $= 4.75 \text{ V}$

(d) $V_{DS} = V_D - V_s$
 $V_D = V_{DS} + V_s$
 $= 4.75 \text{ V} + 0 \text{ V}$
 $= 4.75 \text{ V}$

(e) $V_{GS} = V_G - V_s$
 $V_G = V_{GS} + V_s = -2 + 0 = -2 \text{ V}$

Voltage divider Biasing of JFET:



There is no flow of current in Gate terminal

So, $I_1 = I_2$

$$R = R_1 + R_2$$

$$V_G = I_2 R_2$$

$$I = \frac{\text{Voltage}}{R_{eq}} = \frac{V_{DD}}{R_1 + R_2}$$

$$V_G = \left(\frac{R_2}{R_1 + R_2} \right) V_{DD}$$

(Voltage drop across R_2)

Applying KVL i/p

$$-I_2 R_2 + V_{GS} + I_S R_S = 0$$

$$-V_G + V_{GS} + I_S R_S = 0$$

$$V_G = V_{GS} + I_S R_S$$

$$V_{GS} = V_G - I_S R_S$$

$$V_{GS} = V_G - I_D R_S$$

$$(\because I_D = I_S)$$

Applying KVL in output.

$$-V_{DD} + I_S R_S + V_{DS} + I_D R_D = 0$$

$$V_{DS} = I_D (R_S + R_D) + V_{DD}$$

Biasing of D MOSFET:

1. Self Bias
2. Voltage divider Bias

* D type MOSFET Bias CKT are similar to JFET Biasing CKT.

The only difference is that depletion type MOSFET can operate +ve value of V_{GS} and with I_D values, exceeds.

$$Q. \text{ Point} = (V_{GSQ}, I_{DQ})$$

(1) Transfer characteristics:

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

JFET (n-ch)

$$V_{GS} < 0V$$

$$V_{GS} = 0V$$

$$V_{GS} > 0V \quad \times$$

$I_{DD} (\text{max})$

D MOSFET (n-ch)

$$V_{GS} < 0V$$


$$V_{GS} = 0V$$

$$V_{GS} > 0V \quad \checkmark$$

I_{DD} is not max^m drain current

Q-pt -ve or Zero
(n-co-ordinate)

Q-pt \rightarrow -ve or Zero or +ve.
(x-co-ordinate)



Self Bias of DMOSFET:

Step 1: $V_{GS} = V_G$ $I_D = 0$
 $I_D = V_G / R_G$, $V_{GS} = 0$

Step 2: Plot the transfer characteristics curve using I_{DSS} , V_p and Calculate values of I_D .

Step 3: The Q-point is located where the line intersects the transfer characteristic curve use the I_D at the Q-point to solve for the other variables in the voltage divider Bias.

Ordinary paper any

NOTE: Repeat all the steps of Self Biasing of JFET for DMOSFET Biasing.

KVL in i/p:

$$I_G = 0 \text{ \& } R_G = 0$$

KVL at input,

$$V_{GS} + I_S R_S = 0$$


$$V_{GS} + I_S R_S = 0$$

$$V_{GS} = -I_S R_S$$

$$(\because I_S = I_D)$$

$$V_{GS} = -I_D R_S$$

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p} \right)^2$$



Apply KVL at

$$V_{DD} - I_S R_S - V_{DS} - I_D R_D = 0$$

$$V_{DS} = V_{DD} - I_S R_S - I_D R_D$$

$$\because I_S = I_D$$

$$V_{DS} = V_{DD} - I_S R_S - I_D R_D$$

$$V_{DS} = V_{DD} - I_D (R_S + R_D)$$

2. Voltage divider Bias of MOSFET:



$$V_{GS} = 0.7 V_{DD}$$

$$V_{GS} = 10V$$

$$V_{GS} = 10V$$

$$V_{GS} = 10V$$

$$V_{GS} = 10V$$


$$V_{GS} = 10V$$

$$(V_{GS} - V_{th})^2 = \frac{2 I_D}{K_n}$$

Biasing of EPMOSFET:

1. Drain feedback Biasing
2. Voltage divider Biasing

1. Drain feedback Biasing:



$$V_D - V_{G_s} = 0$$

$$V_D = V_{G_s}$$

$$\boxed{V_{D_s} = V_{G_s}}$$

Applying KVL at output side.

$$V_{D_s} + I_D R_D - V_{DD} = 0$$

$$- V_{D_s} - I_D R_D + V_{DD} = 0$$

$$\boxed{V_{D_s} = V_{DD} - I_D R_D}$$

$$\boxed{I_D = K (V_{G_s} - V_T)^2}$$

Voltage divider Bias of EMOSFET:

When $I_G = 0$,

$$I_1 = I_2$$

$$V_G = I_2 R_2$$


$$= \frac{V_{DD}}{R_1 + R_2} \times R_2$$

Apply KVL at $\frac{G}{P}$ Side.

$$-V_G + V_{GS} + I_S R_S = 0$$

$$V_{GS} = V_G - I_S R_S$$

$$= V_G - I_D R_S \quad (\because I_S = I_D)$$



BJT	FET
I_C, V_{CE}	I_D, V_{DS} But in EMOSFET voltage divider Biasing V_{GS}

Apply KVL at output side.

$$-I_S R_S - V_{DS} + V_{DD} - I_D R_D = 0$$

$$V_{DS} = V_{DD} - I_S R_S - I_D R_D$$

$$V_{DS} = V_{DD} - I_D (R_S + R_D) \quad (\because I_S = I_D)$$

$$\therefore \boxed{I_D = K (V_{GS} - V_T)^2}$$

Problem: For the given N/w. find I_{DQ} , V_{DSQ} for the EMOFET.

$$I_D(\text{ON}) = 6 \text{ mA}$$

$$V_{GS}(\text{ON}) = 8 \text{ V}$$

$$V_T = (V_{GS(\text{TH})}) = 3 \text{ V}$$

Solution:

Given data:

$$I_D(\text{ON}) = 6 \text{ mA}$$

$$V_{GS}(\text{ON}) = 8 \text{ V}$$

$$V_T = (V_{GS(\text{TH})}) = 3 \text{ V}$$


$$R_D = 2 \text{ k}\Omega$$

$$R_G = 10 \text{ M}\Omega$$

$$V_{DD} = 12 \text{ V}$$


$$C_1 = 2 \text{ kF}$$

$$C_2 = 1 \text{ kF}$$



$$I_D = K (V_{GS} - V_T)^2$$

$$K = \frac{I_D(\text{ON})}{(V_{GS(\text{ON})} - V_{Tc})^2} = \frac{6 \times 10^{-3} \text{ A}}{(8 - 3)^2} = \frac{6 \times 10^{-3} \text{ A}}{5^2} = 0.24 \times 10^{-3} \text{ A/V}^2$$



V_{GS} value between V_T & $V_{GS} (3-8) \text{ V}$
 $\therefore V_{GS} = 6 \text{ V}$

$$I_{D1} = 0.24 \frac{\text{mA}}{\text{V}^2} (6-3)^2$$

$$= 0.24 \times 9 \text{ mA}$$

$$= 2.16 \text{ mA}$$



$$V_{DS} = V_{DD} - I_D R_D$$

$$= 12 \text{ V} - (2.16 \text{ mA})(2 \text{ k}\Omega)$$

$$= 12 - 4.32$$

$$= 7.68 \text{ V}$$

Common gate configuration for the JFET configuration:
(Graphical Approach)



$$0 \text{ V} - V_{GS} - I_D R_S = -V_{SS}$$

$$V_{GS} = V_{SS} - I_D R_S$$

$\mu = \text{m m e}$

$$I_D = \left(-\frac{1}{R_S} \right) V_{GS} + \left[\frac{V_{SS}}{R_S} \right] \rightarrow e$$

$$V_{GS} = V_{SS}$$


* Biasing is a operation to find the Q-point.

Applying KVL,

$$V_{DD} - I_D R_D - V_{DS} - I_D R_S = -V_{GS}$$

$$V_{DS} = V_{DD} + V_{GS} - I_D (R_D + R_S)$$

Problem: Determine the following for the common gate configuration.



Answer:

Given Data,

$$V_{DD} = 12 \text{ V}$$

$$R_D = 1.5 \text{ K}\Omega$$

$$V_P = -6 \text{ V}$$

$$I_{DSS} = 12 \text{ mA}$$

$$R_S = 680 \Omega$$

$$V_{GS} = ?$$

$$I_D = ?$$

Here $V_{GS} = 0 \text{ V}$

$$V_{GS} = 0 - I_D R_S$$

$$V_{GS} = -I_D R_S$$

